000 00960nam a2200157Ia 4500
008 140211s9999 xx 000 0 und d
020 _a9783540397625
100 _aChico, Jorge Juan.
245 _aIntegrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation
245 _b13th International Workshop, PATMOS 2003, Turin, Italy, September 10-12, 2003. Proceedings /
245 _cedited by Jorge Juan Chico, Enrico Macii.
300 _aOn-campus e-Book by Springer under Digital Library Program of Higher Education Commission (HEC) of Pakistan
650 _aComputer science.; Logic design.; Operating systems (Computers).; Computer system performance.; Computer simulation.; Computer Science.; Logic Design.; Performance and Reliability.; Processor Architectures.; System Performance and Evaluation.; Simulation and Modeling.
856 4 1 _3Click her to access the e-Book
_uhttp://dx.doi.org/10.1007/b12033
942 _cEB
999 _c112816
_d112816